---

僩僢僾乥婎杮忣曬乥僩僺僢僋乥僗僞僢僼乥尋媶撪梕乥尋媶嬈愌乥尋媶愝旛乥妶摦楌巎乥島媊乥尋媶幒乥

---

SPM 憱嵏宆僾儘乕僽尠旝嬀

Shielded Room 僔乕儖僪儖乕儉

Prober 帴応報壛宆壏搙壜曄僾儘乕僶乕僔僗僥儉

EB Evap.1 揹巕價乕儉忲拝憰抲1崋婡

EB Evap.2 揹巕價乕儉忲拝憰抲2崋婡

EB Evap.3 揹巕價乕儉忲拝憰抲3崋婡

EBL 揹巕價乕儉業岝憰抲乮怴乯丗JEOL JBX-6300FS

EBL 揹巕價乕儉業岝憰抲乮媽乯丗JEOL JBX-5000SH

FIB 廤懇僀僆儞價乕儉憰抲

SEM 憱嵏宆揹巕尠旝嬀

DEKTAK 怗恓幃抜嵎枌岤寁

UVL 巼奜慄業岝憰抲

RIE 斀墳惈僀僆儞僄僢僠儞僌憰抲

RTA 媫懍擬張棟楩

FPGAs (Virtex-5, Kintex-7, Virtex-7, Zynq 7000 SoC 7020, Zynq UltraScale+ MPSoC ZU15EG, All programmed by XILINX)

PCs 奺庬寁嶼婡乮Alpha, Dual Xeon, Athlon MP, C2D, Ci5, Ci7, Ci9, Ryzen Threadripper, Ryzen Threadripper PRO, EPYC乯

---

Top乥Information乥Topic乥Staff乥Research乥Publication乥Facility乥History乥Class乥Lab乥

---

COPYRIGHT (C) 2004

崙棫戝妛朄恖搶嫗擾岺戝妛丂戝妛堾岺妛尋媶堾丂敀妦尋媶幒

SHIRAKASHI GROUP

Institute of Engineering

Tokyo University of Agriculture and Technology

ALL RIGHTS RESERVED.